Low Power Cmos Based Flash ADC Год выпуска: 2012Автор: Sudakar Singh ChauhanИздательство: LAP Lambert Academic PublishingСтраниц: 108ISBN: 9783659233852Описание In the present work, a 4-bit and a 6-bit 100 MS/s flash analog to digital converter for low power SoC application is presented. CMOS inverter has been used as a comparator for low power design. By adjusting the ratio of channel width and length, the switching threshold of the CMOS inverter is varied to detect the input analog signal. The proposed architecture has a unique feature like power supply rejection ratio (PSSR) which plays very critical role in traditional analog design. PSRR is introduced in the digital counterpart in the present design.
Похожие книги
Alireza Zolfaghari. Low-Power Cmos Design for Wireless Transceivers. – М.: , 0. – 0 с. Dimitrios Soudris, Christian Piguet, Costas Goutis. Designing Cmos Circuits for Low Power (European Low-Power Initiative for Electronic System Design (Series).). – М.: , 0. – 0 с. Murra Subba Reddy. Low Power Flash ADC. – М.: LAP Lambert Academic Publishing, 2011. – 80 с. Sakshi Rajput. Low Power High Speed Sense Amplifier for CMOS SRAM. – М.: LAP Lambert Academic Publishing, 2012. – 64 с. Amit Gupta. Design of Fast,Low Power 16-bit Multiplier using Vedic Mathematics. – М.: LAP Lambert Academic Publishing, 2012. – 156 с. Mohammad Jafar Taghizadehmarvast. Analog to Digital Converter For High Speed and Low Power Application. – М.: LAP Lambert Academic Publishing, 2015. – 140 с. Khurram Shahzad. Low-power 8-bit Pipelined ADC with current mode MDAC. – М.: LAP Lambert Academic Publishing, 2010. – 76 с. Labonnah Farzana Rahman and M. B. I. Reaz. Low Power Sense Amplifier & Charge Pump Circuits for Readerless RFID. – М.: LAP Lambert Academic Publishing, 2012. – 148 с. Yelin Wang and Hao Cai. Ultra-Low-Power CMOS Sigma-Delta Modulator for Cardiac Pacemakers. – М.: LAP Lambert Academic Publishing, 2014. – 120 с. Neha Arora and B. P. Singh. Low Power Interface Circuits between Adiabatic and Standard CMOS Logic. – М.: LAP Lambert Academic Publishing, 2011. – 72 с. Tripti Sharma,Shiwani Singh and K. G. Sharma. New Approach to Low Power Full Adder Cell. – М.: LAP Lambert Academic Publishing, 2012. – 84 с. Sudakar Singh Chauhan. Low Power Cmos Based Flash ADC. – М.: LAP Lambert Academic Publishing, 2012. – 108 с. Neelam Swami. Synthesis of High Performance Low Power CMOS Circuit Design. – М.: LAP Lambert Academic Publishing, 2012. – 92 с. SANJAY KUMAR. LOW POWER VLSI CIRCUIT DESIGN. – М.: LAP Lambert Academic Publishing, 2011. – 124 с. Kudret Sahin. Designing A Flash ADC With a New Structure of 1-N Encoder. – М.: LAP Lambert Academic Publishing, 2012. – 64 с. Shruti Oza and Niranjan Devashrayee. Design of CMOS Low Power Folding and Interpolating ADC. – М.: LAP Lambert Academic Publishing, 2012. – 196 с. Saeed Roshani and Sobhan Roshani. Low Power Mixed-mode Circuit Design of SAR ADC. – М.: LAP Lambert Academic Publishing, 2013. – 64 с. Образцы работ
Задайте свой вопрос по вашей теме
Контакты
Поделиться
Мы в социальных сетях
Реклама
Отзывы
Анна, 04.09 Спасибо вам за диплом, вы мне очень помогли.
