High Performance Comparator Design using Hybrid PTL/CMOS Logic Style Год выпуска: 2013Автор: Geetanjali Sharma and Uma NirmalИздательство: LAP Lambert Academic PublishingСтраниц: 84ISBN: 9783659420931Описание The main objective of this book is to provide new low power, low area and low power delay product solution for Very Large Scale Integration (VLSI) designers. At circuit level, Hybrid PTL/CMOS logic style gives best results over CMOS only and PTL only. A fine cost-performance ratio comparator design based on modified 1’s complement principle and conditional sum adder scheme using Hybrid PTL/CMOS logic style has been proposed in this report and the proposed design has small power dissipation, low power delay product and less area over various parameter ranges. Simulations are based on BSIM 3V3 90nm CMOS technology. It shows an 8-bit comparator of the proposed architecture only needs 154 transistors.
Похожие книги
Dennis D. Pointer, James E. Orlikoff. The High-Performance Board : Principles of Nonprofit Organization Governance (The Jossey-Bass Nonprofit and Public Management Series). – М.: , 0. – 0 с. V. R., Ph.D. Buzzotta, R. E., Ph.D. Lefton, Alan, Ph.D. Cheney, Ann, Ph.D. Beatty. Making Common Sense Common Practice: Achieving High Performance Using What You Already Know. – М.: , 0. – 0 с. Francis M. Duffy. Designing High Performance Schools: A Practical Guide to Organizational Reengineering. – М.: , 0. – 0 с. Fernando Medeiro, Angel Perez-Verdu, Angel Rodriguez-Vazquez. Top-Down Design of High-Performance Sigma-Delta Modulators (Kluwer International Series in Engineering and Computer Science, 480). – М.: , 0. – 0 с. Paul Haney. The Racing & High-Performance Tire: Using Tires to Tune for Grip & Balance. – М.: Society of Automotive Engineers Inc, 2003. – 286 с. Tony Kenyon. High Performance Data Network Design. – М.: , 2010. – 480 с. David W Orr. Design on the Edge – The Making of a High – Performance Building. – М.: , 2008. – 296 с. David W Orr. Design on the Edge – The Making of a High–Performance Building. – М.: , 2006. – 296 с. Sugandha Agarwal. Performance Analysis Of Bi-Quad filter Using Hybrid Signed Digit Adder. – М.: LAP Lambert Academic Publishing, 2012. – 104 с. Suman Nehra,Krishna Gopal Sharma and Tripti Sharma. High Performance Domino Logic Circuits in Low Power VLSI Design. – М.: LAP Lambert Academic Publishing, 2012. – 68 с. Kavita Mehta and Neha Arora. Low Power High Performance Sequential Logic Design. – М.: LAP Lambert Academic Publishing, 2012. – 96 с. Geetanjali Sharma and Uma Nirmal. High Performance Comparator Design using Hybrid PTL/CMOS Logic Style. – М.: LAP Lambert Academic Publishing, 2013. – 84 с. Yasser Abdalla. High Speed MUX/DMUX Using All-Time-On CMOS Logic. – М.: Scholars' Press, 2013. – 160 с. Neeraj Gupta. Comparative analysis of various cmos based VCO. – М.: LAP Lambert Academic Publishing, 2012. – 120 с. S. Govindarajulu and T. Jayachandra Prasad. Design Of High Performance CMOS Circuits Using Domino Logic. – М.: Scholars' Press, 2014. – 244 с. Ramya Neelagandan. High-performance Face Detection Using Mct and Adaboost Algorithm. – М.: LAP Lambert Academic Publishing, 2012. – 68 с. Nagarjuna V. Low Power, Low Area and High Performance Hybrid CAM Design. – М.: LAP Lambert Academic Publishing, 2012. – 80 с. Образцы работ
Задайте свой вопрос по вашей теме
Контакты
Поделиться
Мы в социальных сетях
Реклама
Отзывы
Даниил Предыдущие 2 работы после вашего сопровождения показали, что у вас очень хорошо получается, так что я думаю - особых проблем не должно возникнуть. Напишите какая стоимость вас устраивает. О программе узнаю в ближайшее время.
