Год выпуска: 2012 Автор: K. Paramasivam and K. Gunavathi Издательство: LAP Lambert Academic Publishing Страниц: 76 ISBN: 9783659180767
Описание
The book investigates test vector reordering algorithm for minimizing the power dissipation during testing of VLSI circuits. Testing plays a key role in design flow and is the major challenging task for design and test engineers. Power dissipation is critical problem during testing phase. The test vectors generated from Automatic Test Pattern Generator used for testing are statistically independent which leads to more power dissipation. The testing power can be reduced by reordering the sequence of test vectors. The reordering algorithm is developed using the graph theory with heuristic concept to find more sub-optimal solutions. Five functional metrics such as Cosine, Hamming, Mahalanobis, Minkowski and Seuclidean are considered for reordering the test vectors. Don’t care replacement method is also proposed for reordered test set to reduce further the transitions in the CUT. Both the methods are implemented and simulated in ISCAS85 benchmark circuits to evaluate the transitions and...
Сессия закончилась, все сдала без хвостов и без троек, большое спасибо за Вашу работу все просто отлично, как я уже говорила наша преподавательница очень строгая, столько работ завернула, а мне написала рецензию, что ей понравилось, еще раз большое спасибо.