Delay Aware Topology Generation for Network on Chip Год выпуска: 2015Автор: Asrani Lit,Fariza Mahyan and Termimi Hidayat MahyanИздательство: Страниц: 72ISBN: 9783659693021Описание Network-on-Chip (NoC) is a scalable bandwidth requirement that using on-chip packet-switched micro-network of interconnects. NoC are based on System-on-Chips(SoCs) that traditionally large-scale multi-processors and distributed computing networks. The NoC performances analysis were evaluated in terms of throughput, queue size, loss and wait time. Meanwhile, Video Object Plane Decoder (VOPD) with 16 cores were used to measured the delay aware topology of NoC. Analysis performances of VOPD is based on the value of hops involved, since VOPD is divided into bisection and quadsection form. Overall, the report proved that the decreased number of hops of VOPD will give a low rate of delay in NoC performances.
Похожие книги
Anne O. Krueger, Stanford University Center for Research on Economic Development and Po. Economic Policy Reforms and the Indian Economy. – М.: , 0. – 0 с. Ebrahim Ghafar-Zadeh, Mohamad Sawan. CMOS Capacitive Sensors for Lab-on-Chip Applications: A Multidisciplinary Approach (Analog Circuits and Signal Processing). – М.: , 2010. – 250 с. Giovanni De Micheli. Networks on Chips: Technology and Tools (The Morgan Kaufmann Series in Systems on Silicon). – М.: , 2006. – 408 с. Asrani Hj Lit. Network Partitioning & IP Placement in Network-on-Chip (NoC). – М.: LAP Lambert Academic Publishing, 2012. – 68 с. Rabab Ezz-Eldin,Magdy A. El-Moursy and Amr M. Gody. High-Performance and Low-Power Network on Chip Switch. – М.: LAP Lambert Academic Publishing, 2012. – 120 с. Sheraz Anjum. Modeling and Evaluation of Networks on Chip. – М.: LAP Lambert Academic Publishing, 2013. – 108 с. Souradip Sarkar. Network on chip based hardware accelerators for Computational Biology. – М.: LAP Lambert Academic Publishing, 2014. – 108 с. Nurbaizura Ramji and Asrani Lit. Performance Optimization in Network-on-Chip (NoC) Architecture. – М.: LAP Lambert Academic Publishing, 2014. – 88 с. Mohamed Abd El Ghany,Darek Korzec and Mohammed Ismail. High Throughput Low Power Architecture for Network-on-chip. – М.: LAP Lambert Academic Publishing, 2012. – 180 с. Jonathan Rosenfeld and Eby G. Friedman. On-Chip Resonance in Nanoscale Integrated Circuits. – М.: LAP Lambert Academic Publishing, 2012. – 380 с. Norfaeiza Sedi and Asrani Lit. Power Optimization in NoC by using Network Partitioning Approach. – М.: LAP Lambert Academic Publishing, 2014. – 56 с. Ayman A. Salem,Mohamed A. Abd El Ghany and Klaus Hofmann. Design and Implementation of Coding Algorithms for Network on Chip. – М.: LAP Lambert Academic Publishing, 2014. – 192 с. Monday Eyinagho,Samuel Falaki and Aderemi Atayero. Determination of End-To-End Delays of Switched Local Area Networks. – М.: LAP Lambert Academic Publishing, 2012. – 220 с. Lan Tien Nguyen. Load and Interference Aware Routing Metric for WLAN Mesh Networks. – М.: LAP Lambert Academic Publishing, 2011. – 128 с. Alexandre Amory,Marcelo Lubaszewski and Fernando Moraes. Testing Chips with Mesh-Based Network-on-Chip. – М.: LAP Lambert Academic Publishing, 2009. – 172 с. Rabindra Kumar Jena. Design Space Exploration of Network-on-Chip at System level. – М.: LAP Lambert Academic Publishing, 2012. – 160 с. Asrani Lit,Fariza Mahyan and Termimi Hidayat Mahyan. Delay Aware Topology Generation for Network on Chip. – М.: , 2015. – 72 с. Образцы работ
Задайте свой вопрос по вашей теме
Контакты
Поделиться
Мы в социальных сетях
Реклама
Отзывы
Alanya Добрый вечер, спасибо вам, мы все сдали Николай отлично, я хорошо Дмитрий хорошо, еще раз спасибо ))
